Design verification engineer - technical lead, annapurna labs
TorontoAmazon Development Centre Canada ULC
...at a sub-system/chip level, with strong emphasis on system-wide implications and interactions. This role requires developing and implementing verification environments using state-of-the-art simulation methodology. You will create robust test scenarios and collaborate closely with design, [...]
Category Engineering & Architecture
29 days ago in AmazonJobs